

09/13/00
JCS27 U.S. PTO

9-14-00

A

Patent Application Transmittal

(only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Correspondence Address:
FROMMER LAWRENCE & HAUG LLP
745 FIFTH AVENUE
NEW YORK, NEW YORK 10151
TEL: (212) 588-0800
FAX: (212) 588-0500

Date: September 13, 2000

Attorney Docket No.: 450100-02710

25 U.S. PTO
09/13/00
09/13/00

ASSISTANT COMMISSIONER FOR PATENTS
Box Patent Application
Washington, D.C. 20231

Sir:

With reference to the filing in the United States Patent and Trademark Office
of an application for patent in the name(s) of:

Futoshi KAIBUKI

entitled:

ELECTRONIC DEVICE

The following are enclosed:

- ☒ Specification (13 pages)
- ☒ 14 Sheet(s) of Drawings
- ☒ 33 Claim(s) (including 4 independent claim(s))
- ☐ This application contains a multiple dependent claim

- ☒ Our check for \$ 1002.00, calculated on the basis of the claims as amended by any enclosed preliminary amendment as follows:

Basic Fee, \$690.00 (\$345.00)	\$ 690.00
Number of Claims in excess of 20 at \$18.00 (\$9.00) each: 13	234.00
Number of Independent Claims in excess of 3 at \$78.00 (\$39.00) each: 1	78.00
Multiple Dependent Claim Fee at \$260.00 (\$130.00)	-0-
Total Filing Fee	\$ 1002.00
Assignment Recording Fee \$40.00	-0-

- ☒ Oath or Declaration and Power of Attorney
 - ☒ New ☐ signed ☒ unsigned
 - ☐ Copy from a prior application (37 C.F.R. 1.63(d))

- ☒ Certified copy of each of the following application(s) to substantiate the claim(s) for priority made in the Declaration:

<u>Application No.</u>	<u>Filed</u>	<u>In</u>
11-261233	14 September 1999	Japan

Please charge any additional fees required for the filing of this application or credit any overpayment to Deposit Account No. 50-0320.

Respectfully submitted,


FROMMER LAWRENCE & HAUG LLP
Attorneys for Applicant


William S. Frommer
By William S. Frommer
Reg. No. 25,506

"Express Mail" mailing label number EL588272883US

Date of Deposit September 13, 2000

I hereby certify that this paper or fee, and a patent application and accompanying papers, are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and are addressed to the Assistant Commissioner for Patents, Washington, DC 20231.


(Typed or printed name of person mailing paper or fee)


(Signature of person mailing paper or fee)

FROMMER LAWRENCE & HAUG LLP

745 FIFTH AVENUE NEW YORK, NEW YORK 10151



September 13, 2000

WILLIAM S. FROMMER
WILLIAM F. LAWRENCE
EDGAR H. HAUG
MATTHEW K. RYAN
BARRY S. WHITE
THOMAS J. KOWALSKI
JOHN R. LANE
DENNIS M. SMID *
DANIEL G. BROWN
BARBARA Z. MORRISSEY
STEVEN M. AMUNDSON
MARILYN MATTHEWS BROGAN
JAMES K. STRONSKI
CHARLES J. RAIBICHIECK

Assistant Commissioner for Patents
Washington, D.C. 20231

Re: U.S. Patent Application
Applicant: Futoshi KAIBUKI
Our Ref.: 450100-02710

A. THOMAS S. SAFFORD
JEROME ROSENSTOCK
RAYMOND R. WITTEKIND, Ph.D.
SERAN K. LEINHARDT, Ph.D.
RICHARD E. PARKE

Dear Sir:

Enclosed are papers constituting the above patent application which is being filed under 37 C.F.R. 1.53 without a signed Declaration. Please accord a filing date and a serial number to such application and inform the undersigned thereof so that a signed Declaration and the surcharge required by 37 C.F.R. 1.16(e) may be duly filed.

Please address all correspondence to:

William S. Frommer, Esq.
FROMMER LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York 10151

Respectfully,

William S. Frommer
Reg. No. 25,506
Attorney for Applicant
Enclosures

OFF (continued)
OF
GORDON KESSLER
MARK W. RUSSELL *
BINO POLITO
CHANCE L. PAN *
JEFFREY A. HOVDEN
JOE H. SHALLENBURGER
CHRISTIAN M. SMOLLEZZA
GLENN F. SAVIT
ROBERT E. COLLETTI
DEXTER T. CHANG
PETER J. WAIBEL
KIMSEY A. MOHLE
DEBORA P. LEVY
DARREN M. SIMON
YUFENG LIU, Ph.D.
CINDY HUANG
JOHN G. TAYLOR
*Admitted to a Bar
other than New York

PATENT
450100-02710

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

TITLE: ELECTRONIC DEVICE
INVENTOR: Futoshi KAIBUKI

William S. Frommer
Registration No. 25,506
FROMMER LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York 10151
Tel. (212) 588-0800

ELECTRONIC DEVICE

BACKGROUND OF THE INVENTION

1. Technical Field

This invention relates to an electronic device for use with, for example, a digital television receiver or the like. More particularly, the invention relates to an electronic device configured to perform data communication with other devices over a serial data bus.

2. Description of the Related Art

Digital television receivers have recently been proposed which allow for data communication in accordance with the IEEE-1394-1995 high performance serial bus system. The IEEE-1394-1995 standard, promulgated in 1995, provides a universal protocol for data communications over a serial bus. This standard defines a digital interface for data communications, thereby eliminating the need for an application to convert digital data to analog data before it is transmitted across the bus. Likewise, a receiving application will receive digital data from the bus rather than analog data, and will therefore not be required to perform A/D conversion.

The IEEE 1394 standard has been adopted to implement an inexpensive high-speed architecture that supports both asynchronous and isochronous format data transfers. Isochronous data transfers are real-time transfers which take place such that the time intervals between significant instances have the same duration at both the transmitting and receiving applications. Each packet of data transferred isochronously is transferred in its own time period. Multiple channels are provided for isochronous data transfer between applications. A six bit channel number is broadcast with the data to ensure reception by the appropriate device. This allows multiple devices to transmit isochronous data across the bus structure. Asynchronous transfers are traditional data transfer operations which take place as soon as possible and transfer an amount of data from a source to a destination.

Referring to FIG. 13, by way of example, a digital television receiver (hereinafter referred to as "DTV") 100 serving as an IEEE 1394 node may include subunits such as a tuner 110 and a

monitor 120. Monitor 120 includes a video processing section 120A for performing signal processing on inputted video data, such as adjustment of brightness and adjustment of chromaticity; and a display 120B for displaying an image based on the video data that has been signal-processed by video processing section 120A. The display 120B is considered a functional block (termination device) which transforms and “terminates” inputted video data. (Data is considered to be “terminated” when it is used by an end device, such as a display that transforms input data to a displayed image.)

DTV 100 also includes a memory 130 that stores information pertaining to the above-mentioned subunits existing within DTV 100. For example, when monitor 120 is connected to an external electronic device, as indicated in FIG. 13, a plug 120P of monitor 120 interconnected to video processing section 120A is interconnected to a plug 100P of the DTV 100 which is interconnected to the external electronic device.

FIG. 14 shows an example of a related art descriptor having information pertaining to the monitor 120 stored in the above-mentioned memory 130. The stored information enables an external device to readily ascertain, among other things, the logical connection state of video processing section 120A, thereby facilitating data communication with DTV 100.

While the above example illustrates the utility of serial bus connected devices, there is a continuing need to provide ways to facilitate data communication among such devices and improve operability of serial data bus connected systems. The present invention addresses this need.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide an electronic device including a functional block that terminates processed data, in which the interconnected state of the functional block can be readily obtained by an external apparatus, e.g., a controller.

It is a further object of the invention to improve operability of a data communication system in which multiple electronic devices are interconnected via a serial data bus.

In accordance with an illustrative embodiment of the invention, there is provided an electronic device having a subunit (e.g., monitor) for receiving and processing input data. The subunit includes one or more functional blocks, with at least one functional block operative as a

termination device such as a display, printer or speaker to terminate (e.g., transform and output) the processed input data of the subunit. The electronic device further includes a memory for storing information pertaining to the termination device.

Preferably, the electronic device is configured to communicate with other devices in a serial bus connected system employing channels for time division multiplexed communication. The information pertaining to the termination device stored in the memory preferably includes "virtual plug" information for the termination device, indicating, for example, the number of logical connections the termination device is capable of simultaneously maintaining. The memory is accessible by an external apparatus to thereby enable the external apparatus to readily obtain the logical connection state of the termination device and facilitate operations.

BRIEF DESCRIPTION OF THE DRAWINGS

The following detailed description, given by way of example and not intended to limit the present invention solely thereto, will best be appreciated in conjunction with the accompanying drawings, in which like reference numerals denote like elements or parts, wherein:

FIG. 1 is a block diagram of a network system interconnected by an IEEE 1394 bus;

FIG. 2 is a diagram showing a data transmission cycle structure of a device interconnected by an IEEE 1394 bus;

FIG. 3 is a diagram illustrating an address space structure of a Control & Status Register (CSR) architecture;

FIG. 4 illustrates positions, names and functions of major CSRs;

FIG. 5 is a diagram illustrating a general ROM format;

FIG. 6 is a diagram showing details of a bus info block, a root directory and a unit directory;

FIG. 7 illustrates an arrangement of a Plug Control Register (PCR);

FIG. 8 is a diagram depicting arrangements of oMPR, oPCR, iMPR and iPCR;

FIG. 9 depicts a relationship among a plug, a PCR and an isochronous channel.

FIG. 10 is a diagram illustrating a connection between a disk section of an HDD and a monitor of a DTV;

FIG. 11 is a flowchart illustrating a connection setting procedure in the isochronous transmission;

FIG. 12 is a diagram showing a structure of a descriptor having monitor information in accordance with the invention;

FIG. 13 is a diagram showing an arrangement of a main portion of a digital television receiver; and

FIG. 14 is a diagram showing a related art structure of a descriptor having monitor information.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

A preferred embodiment of the present invention will now be described in the context of an IEEE 1394-1995 serial bus system. It is understood, however, that this application is merely exemplary, and that the invention is contemplated for use in other types of data communication systems as well.

FIG. 1 depicts a network system embodying the present invention, in which a plurality of nodes are interconnected by an IEEE 1394-1995 serial bus. (Hereafter, "IEEE-1394" will be used to refer to the IEEE-1394-1995 Standard for a High Performance Serial Bus.) In the illustrated system, an IEEE 1394 bus 10 is interconnected with an Integrated Receiver Decoder (IRD) 20 serving as a digital satellite broadcast receiver, a hard disk drive (HDD) 30, a digital television receiver (DTV) 40 and a personal computer (PC) 50. IRD 20, HDD 30, DTV 40 and PC 50 may be each be configured as IEEE 1394 nodes. IRD 20 is also connected to a reception antenna 60 and a monitor.

With reference to FIG. 2, a data transmission cycle format of a device operating in accordance with the IEEE 1394 system is shown. According to the IEEE 1394 standard, data is divided into packets and transmitted in a time-division manner based on a cycle of duration of 125 μ s. This cycle may be created by a cycle start signal supplied from a node (e.g., any one of the devices shown in FIG. 1) having a cycle master function.

An isochronous packet maintains a bandwidth suitable for transmission from the start of all cycles. ("Bandwidth", as used herein and in the IEEE-1394 standard, signifies the duration of

a repetitive time slot(s), rather than frequency span as in the conventional sense.) Therefore, the isochronous transmission guarantees the transmission of data during a constant time interval. However, when a transmission error occurs, no mechanism is provided for protecting data from the transmission error, resulting in possible loss of data.

During a time which is not used in the isochronous transmission of each cycle, the node that has maintained the bus as a result of arbitration may transmit an asynchronous packet. In the asynchronous transmission, although a reliable transmission may be guaranteed by using acknowledge and retry, the transmission timing may not always be constant.

In order for a predetermined node to execute the isochronous transmission, the node should correspond to the isochronous function. Moreover, at least one of the nodes corresponding to the isochronous function should have a cycle master function. Further, one of the nodes interconnected to the IEEE 1394 bus 10 should have an isochronous resource manager function.

The IEEE 1394-1995 standard is based on the Control & Status Register (CSR) architecture having a 64-bit address space prescribed by the ISO/IEC 13213 standard. FIG. 3 is a diagram illustrating the structure of the address space of the CSR architecture. The upper 16 bits may be node IDs indicative of nodes in the IEEE 1394 based system, and the remaining 48 bits may be used to designate the address space assigned to each node. The upper 16 bits may further be divided into 10 bits of bus ID and 6 bits of physical ID (node ID in a narrow sense). Since values in which all bits are set to 1 may be used in a special condition, 1023 buses and 63 nodes can be designated.

Of the 256-terabyte address space prescribed by the lower 48 bits, the space prescribed by the upper 20 bits may be divided, as shown in FIG. 3, into: an initial register space for use in a register peculiar to 2048-byte CSR, a register peculiar to IEEE 1394 or the like; a private space; and an initial memory space and the like. The space prescribed by the lower 28 bits may be used as a configuration ROM, an initial unit space employed in a use peculiar to the node, a plug control register (PCR) and the like if the space prescribed by the upper 20 bits is the initial register space.

FIG. 4 is a diagram useful in explaining offset addresses, names and functions of major

CSRs. The "offsets" column in FIG. 4 indicates the offset from FFFFF0000000h (numerals affixed with h express a hexadecimal notation) at which the initial register space starts. A bandwidth available register ("Bandwidth_Available") having an offset 220h indicates a bandwidth that can be assigned to the isochronous communication. Only a value of a node which is operable as an isochronous resource manager may be designated as valid. That is, although each node has the CSR of FIG. 3, only the isochronous resource manager of the bandwidth available register may be designated valid. In other words, only the isochronous resource manager has the bandwidth available register substantially. A maximum value is retained in the bandwidth available register if the bandwidth is not assigned to the isochronous communication, and its value decreases each time the bandwidth is assigned to the isochronous communication.

In the Channels_Available register of offsets 224h to 228h, the respective bits may correspond to channel numbers from 0 to 63, respectively. If the bit is 0, then this may indicate that its channel was already assigned. Only the channels available register of the node which is made operable as the isochronous resource manager may be designated valid.

FIG. 5 illustrates a general ROM format, which may be used for the above-mentioned configuration ROM (located at addresses 200h to 400h of FIG. 3). The node which is the access unit on the IEEE 1394 bus may have a plurality of units which operate independently even while there are using the address space in the node commonly. Unit directories indicate version and position of software relative to this unit. Although positions of a bus information block and a root directory are fixed, positions of other blocks may be designated by offset addresses.

FIG. 6 is a diagram showing in detail the bus information block, the root directory and the unit directory. An ID number indicative of a manufacturer of a device is stored in the Company_ID field within the bus information block. A unique ID peculiar to its device and which does not overlap with other devices may be stored in the Chip_ID field. Also, according to the IEC 61883 standard (which is incorporated herein by reference), 00h may be written in the first octet, A0h may be written in the second octet and 2Dh may be written in the third octet of a unit specification ID (unit_spec_ID) of the unit directory of the device which satisfies the IEC 61883. Further, 01h is written in the first octet of the unit switch version (unit_sw_version), and 1 is written in the LSB (Least Significant Bit) of the third octet.

In order to control the input and output of the device through the interface, the node may have a Plug Control Register (PCR), prescribed in the IEC 61883 standard (which is incorporated herein by reference), in the addresses 900h to 9FFh within the initial unit space of FIG. 3. This register serves to implement the "plug" concept (also called "virtual plug") in order to form a signal path analogous to the analog interface from a logical standpoint. Thus the use of the term "plug" herein does not necessarily imply a physical electrical connection as in the conventional sense. For instance, a first device connected to the IEEE-1394 bus may utilize one channel for communication with a second device, and a second channel for simultaneous communication with a third device, via the same physical connection of the first device to the serial bus. In this case the first device may be said to have two plugs that can each be "connected" to other plugs. When plugs of different devices are said to be "connected" to one another, a data communication channel(s) therebetween is established, thereby enabling the devices to exchange data. In other words, such connections refer to "logical" connections between the respective devices.

Referring to FIG. 7, the PCR includes an oPCR (output Plug Control Register) which contains output plug information, and an iPCR (input Plug Control Register) which contains input plug information. Also, the PCR may include an oMPR (output Master Plug Register) and an iMPR (input Master Plug Register) which contains information of the respective output or input plugs peculiar to each device. Thus, for example, if a device has the capability of simultaneously receiving N input channels of data from N devices, the iMPR of that device should indicate that N input plugs are available. Each device preferably has a single oMPR and/or iMPR, but can include a plurality of oPCRs and iPCRs corresponding to individual plugs, depending upon the capability of the device. The PCR shown in FIG. 7 may, for example, include 31 oPCRs and iPCRs. The flow of isochronous data is controlled by operating the registers corresponding to these plugs.

FIGS. 8(A) to (D) are diagrams showing arrangements of oMPR, oPCR, iMPR and iPCR. FIG. 8(A) shows the arrangement of the oMPR, FIG. 8(B) shows the arrangement of the oPCR, FIG. 8(C) shows the arrangement of the iMPR, and FIG. 8(D) shows the arrangement of the iPCR, respectively. A code indicative of the maximum transmission rate of isochronous data that the device can transmit or receive may be stored in the 2-bit data rate capability of the MSB side

of the oMPR and the iMPR. A “broadcast channel base” of oMPR prescribes the channel number used in the broadcast output.

A value indicative of the number of output plugs of the device, i.e. the number of oPCR may be stored in a 5-bit “number of output plugs” field on the LSB side of the oMPR. A value
5 indicative of the number of input plugs of the device, i.e. the number of iPCR may be stored in a 5-bit “number of input plugs” field on the LSB side of the iMPR. A non-persistent extension field and a persistent extension field may be areas defined to make provisions for a future extension.

The “on-line” field of the MSB of the oPCR and the iPCR indicates the manner in which
10 the plug is in use. If this value is 1, for example, this means that the plug is held ON-LINE. If the value is 0, then this indicates the plug is held OFF-LINE. The value of the broadcast connection counter of the oPCR and the iPCR represents the presence (e.g., “1”) of the broadcast connection or the absence (0) of the broadcast connection. A value of a 6-bit point-to-point connection counter of the oPCR and the iPCR represents the number of the point-to-point connections of the
5 plug.

The value of a “channel number” field having a 6-bit width of the oPCR and the iPCR may indicate the number of the isochronous channel to which the plug is connected. The value of
a 2-bit data rate field of the oPCR may indicate a real transmission rate of a packet of isochronous data outputted from its plug. A code stored in a 4-bit “overhead ID” field of the
oPCR may indicate an overhead bandwidth of isochronous communication. The value of a
20 payload field having a 10-bit width of the oPCR may express the maximum value of data contained in the isochronous packets that can be handled by that plug.

FIG. 9 is a diagram showing a relationship among the plug, the plug control register and the isochronous channel. AV (Audio/Video) devices 27-1 to 27-3 may be connected by an IEEE
25 1394 bus. (Note that channel #1 and channel #2, while schematically illustrated as separate from one another, do not represent different wires for signal transmission. Rather, they represent different repetitive time slots within which data is transmitted on a common bus.) Of oPCR[0] to oPCR[2] in which the transmission rate and the number of oPCR are prescribed by the oMPR of the AV device 27-3, the isochronous data whose channel was designated by the oPCR[1] may be

transmitted on channel #1 of the IEEE 1394 bus. Of the iPCR[0] and the iPCR[1] in which the transmission rate and the number of iPCR were prescribed by the iMPR of the AV device 27-1, according to the iPCR[0] in which the input channel #1 was designated, the AV device 27-1 may read out the isochronous data transmitted on channel #1 of the IEEE 1394 bus. Similarly, the AV device 27-2 may transmit the isochronous data on channel #2 as designated by oPCR[0], and the AV device 27-1 may read out that isochronous data from channel #2 as designated by iPCR[1].

With reference now to FIG. 10, embodiments of the HDD 30 and DTV 40 of the network system shown in FIG. 1 are depicted. HDD 30 includes a disk section 31 for writing data and reading out data in and from a hard disk (HD) as a subunit. DTV 40 includes a tuner 41 and a monitor 42 as subunits. Further, monitor 42 includes a video processing section 42A for effecting signal processing such as adjustment of brightness and adjustment of chromaticity on input video data and a display 42B for displaying an image based on video data signal-processed by this video processing section 42A as functional blocks. The display 42B is considered a functional block operative as a terminating device. In particular, display 42B "terminates" or "consumes" input video data by transforming the data to an image signal (typically with a D/A converter) and displaying the corresponding images on a display screen. Display 42B may also include processing circuitry for further processing the data supplied thereto prior to converting the same to an analog signal.

An important aspect of the presently described embodiment resides in the provision within DTV 40 of a memory 43 as shown in FIG. 10. Information pertaining to the above-mentioned subunits existing within DTV 40 are stored in memory 43. When video data reproduced by the video section 31 of HDD 30 is transmitted to monitor 42 of DTV 40 in the isochronous transmission fashion and the image based on such video data is displayed on display 42B, the following connection settings will be executed:

Initially, a plug 31P of disk section 31 of HDD 30 and a plug 30P of HDD 30 are connected together. Similarly, a plug 42P of the monitor 42 of the DTV 40 and a plug 40P of the DTV 40 may be connected together. The plugs 30P, 40P are plugs that are used to transmit data in the isochronous transmission fashion. The plugs shown in FIG. 10 such as 30P, 40P, etc. are typically embodied as input/output (I/O) interfaces each having one or more registers and control

electronics. As mentioned earlier, when plugs are said to be "connected" together, a communication channel or channels is established therebetween to enable data communication to take place.

Next, plug 30P of HDD 30 and plug 40P of DTV 40 may be connected together. This connection may be executed according to the IEC 61883-1 standard. The flowchart of FIG. 11 depicts a procedure for implementing this connection setting.

In step S31, a first node (hereinafter referred to as "CNM node") that is being operated as a connection manager, e.g. IRD 20 may issue an isochronous communication channel get request to a second node (hereinafter referred to as "IRM node") that is being operated as an isochronous resource manager (IRM), e.g. PC 50. The IRM node may set 0 to the bit corresponding to the vacant channel of the CSR channel available register. Subsequently, in step S32, the CNM node issues an isochronous communication necessary bandwidth get request to the IRM node. In response to this request, the IRM node may subtract a numerical value corresponding to the requested bandwidth from the value of the CSR bandwidth available register.

Next, in step S33, the CNM node selects an unused plug control register (iPCR [j]) from its iPCR relative to the DTV 40; sets an available isochronous channel number (channel number obtained at the step S31) to its channel number; and sets the value "1" to its point-to-point counter. In step S34, the CNM node then selects an unused PCR (i.e., oPCR [k]) from its oPCR relative to the HDD 30; sets the same isochronous channel number as that set to the iPCR [j]; and sets 1 to its point-to-point counter.

Accordingly, as just described, the channel, bandwidth, output plug and input plug are maintained so that the connection setting processing is finalized. Thereafter, the disk section 31 of HDD 30 may start reading out video data from the hard disk, and this video data may be transmitted from plug 30P of HDD 30 to plug 40P of the DTV 40 by using the channel and bandwidth thus maintained in the isochronous transmission fashion. Thus, the display 42B of the monitor 42 may display an image based on such video data.

As described above, the DTV 40 includes memory 43 in which information concerning the subunits is stored. In the illustrative embodiment, information pertaining to display 42B serving as the terminating device, as well as information pertaining to video processing section

42A, is stored in the descriptor having monitor 42 information stored in memory 43.

FIG. 12 depicts an illustrative descriptor containing the monitor 42 information. The descriptor of memory 43 may contain the following fields:

"Subunit_dependent_length = 33 bytes" - indicates that the entire length of the descriptor is 33 bytes.

"Datastructure_Type = Monitor subunit dependent information" - indicates the field type of the descriptor, and may indicate the descriptor having the information of the monitor subunit.

"Audio_subunit_version = FF (hex)" - indicates the version of the audio subunit standard.

"Monitor_subunit_version = 10 (hex)" - indicates the version of the monitor subunit standard.

"Number_of_configuration_dependent_information = 1" - indicates that the information for one configuration is included.

"Configuration_dependent_length = 26 bytes" - indicates that the length of the descriptor of the following configuration information is 26 bytes.

"Datastructure_type = Configuration_information" - indicates the field type of this descriptor, and may indicate the descriptor having the configuration information.

"Config_ID = 1" - indicates the configuration number.

"Master_cluster_information" - indicates the cluster information.

"Number_of-source_plug = 0" - indicates that the number of the source (output) plug of the subunit is 0.

"Number_of_fb_dependent_information = 2" - indicates that the number of functional blocks existing within the subunit is two.

"fb_dependent_length = 10 bytes" - indicates that the length of the descriptor of the following functional block information is 10 bytes.

"Datastructure_type = FB_dependent_information" - indicates the field type of this descriptor, and may indicate the descriptor having the functional block information.

"fb_type = video-feature" - indicates that the type of the functional block is the video processing section (video feature).

"fb_ID = 1" - indicates the functional block number.

"fb_name = FF" - indicates the functional block name.

"Number_of_destination_plug = 1" - indicates that the number of destination (input) plugs of the functional block is one.

"Source_ID (1) = subunit destination plug 1" - indicates that the source to which the input plug is connected is the input plug 1 of the subunit.

"cluster_information = same as up stream" - represents the cluster information.

"fb_dependent_length = 10 bytes" - indicates that the length of the descriptor of the following functional block is 10 bytes.

"Datastructure_type = FB_dependent_information" - indicates the field type of the descriptor, and may indicate the descriptor having the functional block information.

"fb_type = display" - indicates that the type of the functional block is the display.

"fb_ID = 2" - indicates the functional block number.

"fb_name = FF" - the functional block name.

"Number_of_destination_plug = 1" - indicates that the number of the destination (input) plug of the functional block is 1.

"Source_ID (1) = fb_type; video_feature, fb_ID; 1" - indicates that the source to which the input plug is connected is the video processing section having the functional block number 1.

"cluster_information = none" - represents the cluster information (none in this example).

As set forth above, in an illustrative embodiment of the invention, a serial bus connected electronic device (DTV 40 in this example) includes a subunit (e.g., monitor 42) and a memory 43 which stores information pertaining to the subunit. The subunit includes at least one functional block (in this example, display 42B) that is also a terminating device for terminating input data applied to DTV 40. Memory 43 stores information, and in particular, connection state or "virtual plug" information, pertaining to display 42B, as well as similar information pertaining to one or more other functional blocks as video processing section 42A. Therefore, when another node connected by the IEEE 1394 bus 10, e.g. PC 50 or the like, accesses the corresponding descriptor, that node can readily obtain the connected state of display 42B serving as the termination device. As a result, operations of the node accessing the connected state information are enhanced. For instance, the node accessing this information may be designed to make control

decisions based on the obtained connection state information.

It is noted that while in the above-described embodiment, the terminating device is typified by display 42B, other devices can be alternatively or additionally be employed. For instance, a printer that displays an image corresponding to inputted image data may be utilized as a terminating device. As another example, when the input data is audio data, the terminating device may be an audio output means such as a speaker. Moreover, the invention is also contemplated for use in other devices aside from a DTV.

From the foregoing, an electronic device in accordance with the invention includes a subunit having a functional block terminating device for transforming and terminating input data, as well as a memory for storing information pertaining to the functional block. Thus an external electronic apparatus, e.g. a controller, can readily obtain connection state information of the terminating device, thereby facilitating operations with the electronic device.

While the present invention has been described above in reference to preferred embodiments thereof, it is understood that these embodiments are merely exemplary and that one skilled in the art can make many changes to the disclosed embodiments without departing from the spirit and scope of the invention as defined by the appended claims.

WHAT IS CLAIMED IS:

1. An electronic device for processing data, comprising:
 - a data processing subunit for receiving and processing input data;
 - a functional block, included within said data processing subunit, operative as a termination device to terminate the data processed by said data processing subunit; and
 - a memory for storing information pertaining to said functional block.
2. The electronic device of claim 1, further comprising connection means for logically connecting said data processing subunit and other electronics of said electronic device.
3. The electronic device of claim 1 wherein the information stored in said memory indicates that said functional block terminates data received by the data processing subunit.
4. The electronic device of claim 1 wherein the information stored in said memory is accessible by an external electronic apparatus connected to said electronic device.
5. The electronic device of claim 4, further comprising connection means for logically connecting said electronic device and said external electronic apparatus.
6. The electronic device of claim 1, wherein said subunit further comprises another functional block for performing said input data processing and supplying said processed data to said functional block operative as a termination device.
7. The electronic device of claim 1 wherein said memory further stores information pertaining to said subunit.
8. The electronic device of claim 1 wherein said memory is a descriptor.
9. The electronic device of claim 8 wherein said memory has a heirarchical structure.

10. The electronic device of claim 1 wherein said data is image data and said functional block is an image display means that terminates said data by converting the processed data into an image signal and displaying an image corresponding thereto.

11. The electronic device of claim 10 wherein said image display means is a display.

12. The electronic device of claim 10 wherein said image display means is a printer.

13. The electronic device of claim 1 wherein said data is audio data and said functional block is an audio output means that terminates said processed data by converting it into sound corresponding thereto.

14. The electronic device of claim 1 wherein said electronic device is configured to perform data communication with other devices via a serial data bus.

15. The electronic device of claim 14 wherein said information pertaining to said functional block stored within said memory includes information concerning virtual plug information of said functional block.

16. The electronic device of claim 15, further comprising another functional block for processing said data and supplying said processed data to said functional block operative as a terminating device, and said memory further storing information concerning virtual plug information of said another functional block, wherein all of said virtual plug information is accessible by an external apparatus coupled to said electronic device via said serial data bus.

17. The electronic device of claim 14 wherein said serial data bus performs data communication in accordance with the IEEE-1394-1995 standard.

18. The electronic device of claim 1 wherein said electronic device is a digital television receiver.

19. A method comprising:

receiving input data at a data processing subunit of an electronic device and processing the received input data at said data processing subunit;
terminating said processed data with a functional block of said subunit; and
storing information pertaining to said functional block in a memory.

20. The method of claim 19, further comprising logically connecting said data processing subunit and other electronics of said electronic device.

21. The method of claim 19 wherein the information stored in said memory indicates that said functional block terminates data received by the data processing subunit.

22. The method of claim 19, further comprising accessing the information stored in said memory by an external electronic apparatus connected to said electronic device.

23. The method of claim 19 wherein said input data is received by said electronic device over a serial data bus.

24. The method of claim 23 wherein said information pertaining to said functional block stored within said memory includes information concerning virtual plug information of said functional block.

25. The method of claim 24, wherein said electronic device further comprises another functional block for processing said data and supplying said processed data to said functional block that terminates said processed data, and said memory further storing information concerning virtual plug information of said another functional block, and further comprising

accessing all of said virtual plug information stored in said memory by an external apparatus coupled to said electronic device via said serial data bus.

26. A system having a plurality of electronic devices coupled to one other via a data bus to enable transmission of data among said devices, comprising:
a data transmitting device for transmitting data over said data bus;
a data receiving device for receiving the data transmitted by said data transmitting device over said data bus;
wherein said data receiving device comprises:
a data processing subunit for processing said received data;
a functional block, included within said data processing subunit, operative as a termination device to terminate the data processed by said data processing subunit; and
a memory for storing information pertaining to said functional block.

27. The system of claim 26 wherein said data receiving device further includes connection means for logically connecting said data processing subunit and other electronics of said data receiver.

28. The system of claim 26 wherein the information stored in said memory indicates that said functional block terminates data received by the data processing subunit.

29. The system of claim 26 wherein the information stored in said memory is accessible by another electronic apparatus coupled to said data receiving device via said data bus.

30. The system of claim 26 wherein said information pertaining to said functional block stored within said memory includes information concerning virtual plug information of said functional block.

31. The system of claim 26, wherein said data receiving device further comprises another

functional block for processing said data and supplying said processed data to said functional block operative as a terminating device, and said memory further storing information concerning virtual plug information of said another functional block, wherein all of said virtual plug information is accessible by an external apparatus coupled to said data receiving device via said data bus.

32. A data processing method for processing data in a system having a plurality of electronic devices coupled to one another via a data bus, comprising the steps of:
transmitting data from a transmitting device to a receiving device of said plurality of devices;

receiving the data at a data processing subunit in said receiving device;
processing the data received by said data processing subunit;
terminating said processed data with a functional block of said subunit; and
storing information pertaining to said functional block in a memory.

33. The method of claim 32 wherein said information pertaining to said functional block stored within said memory includes information concerning virtual plug information of said functional block.

ABSTRACT OF THE DISCLOSURE

An electronic device includes a subunit (e.g., monitor) for receiving and processing input data. The subunit includes one or more functional blocks, with at least one functional block operative as a termination device such as a display, printer or audio speaker to terminate (e.g., transform and output) the processed input data of the subunit. The electronic device further includes a memory for storing information pertaining to the termination device. Preferably, the electronic device is configured to communicate with other devices in a serial bus connected system employing channels for time division multiplexed communication. The information pertaining to the termination device stored in the memory preferably includes "virtual plug" information for the termination device, indicating, for example, the number of logical connections that the termination device can maintain. The memory is accessible by an external apparatus to thereby enable the external apparatus to readily obtain the logical connection state of the termination device and facilitate operations.

FIG. 1




FIG. 3




FIG. 4

OFFSETS	NAMES	FUNCTIONS
000h	STATE_CLEAR	STATE AND CONTROL INFORMATION
004h	STATE_SET	SET STATE_CLEAR BIT
008h	NODE_IDS	INDICATE 16-BIT NODE ID
00Ch	RESET_START	START COMMAND RESET
018h-01Ch	SPLIT_TIMEOUT	PRESCRIBE MAXIMUM TIME OF SPLIT
200h	CYCLE_TIME	CYCLE TIME
210h	BUSY_TIMEOUT	PRESCRIBE LIMIT OF RETRY
21Ch	BUS_MANAGER	INDICATE BUS MANAGER ID
220h	BANDWIDTH_AVAILABLE	INDICATE BANDWIDTH THAT CAN BE ASSIGNED TO ISOSYNCHRONOUS COMMUNICATION
224h-228h	CHANNELS_AVAILABLE	INDICATE USED STATE OF EACH CHANNEL

FIG. 5




FIG. 6




FIG. 7

900h	Output Master Plug Register
904h	Output Plug Control Register #0
908h	Output Plug Control Register #1
⋮	⋮
97Ch	Output Plug Control Register #30
980h	Input Master Plug Register
984h	Input Plug Control Register #0
988h	Input Plug Control Register #1
⋮	⋮
9FCh	Input Plug Control Register #30

FIG. 8




FIG. 9




FIG. 10




FIG. 11:




FIG. 12

Monitor Subunit dependent information	
Address offset	Contents
0000 ₁₆	Subunit_dependent_length=33bytes
0001 ₁₆	
	Datastructure_type=Monitor subunit dependent information
	Audio_subunit_version=FF(hex)
	Monitor_subunit_version=10(hex)
	Number_of_configuration_dependent_information=1
	Configuration_dependent_length=26bytes
	Datastructure_type=Configuration_Information
	Config_ID=1
	Master_cluster_information
	Number_of_source_plug=0
	number_of_fb_dependent_information=2
	fb_dependent_length=10bytes
	Datastructure_type=FB_dependent_information
	fb_type=video_feature
	fb_ID=1
	fb_name=FF
	number_of_destination_plug=1
	Source_ID(1)=subunit destination plug 1
	cluster_information=same as up stream
	fb_dependent_length=10bytes
	Datastructure_type=FB_dependent_information
	fb_type=display
	fb_ID=2
	fb_name=FF
	number_of_destination_plug=1
	Source_ID(1)=fb_type;video feature, fb_ID;1
	cluster_information=none

FIG. 13 (RELATED ART)




FIG. 14 (RELATED ART)

Monitor	Subunit dependent information
Address offset	Contents
0000 16	Subunit_dependent_length=25bytes
0001 16	Datastructure_type=Monitor subunit dependent information
	Audio_subunit_version=FF(hex)
	Monitor_subunit_version=10(hex)
	Number_of_configuration_dependent_information=1
	Configuration_dependent_length=19bytes
	Datastructure_type=Configuration_Information
	Config_ID=1
	Master_cluster_information
	Number_of_source_plug=0
	Number_of_fb_dependent_information=1
	fb_dependent_length=10bytes
	Datastructure_type=fb_dependent_information
	fb_type=video_feature
	fb_ID=1
	fb_name=FF
	Number_of_destination_plug=1
	Source_ID(1)=subunit destination plug 1
	cluster_information=same as up stream

DECLARATION FOR PATENT APPLICATION (JOINT OR SOLE)

(Under 37 CFR § 1.63; with Power of Attorney)

FROMMER LAWRENCE & HAUG LLP

FLH File No. 450100-02710

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first
and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is
sought on the invention ENTITLED:

ELECTRONIC DEVICE

the specification of which

X is attached hereto.

_____ was filed on _____ as Application Serial No. _____
with amendment(s) through _____ (if applicable, give dates).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including
the claims, as supported by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me
to be material to patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s)
for patent or inventor's certificate listed below and have also identified below any foreign application for patent or
inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>	<u>(List additional applications on separate page):</u>	<u>Priority Claimed:</u>
<u>Number:</u> 11-261233	<u>Country:</u> Japan	<u>Filed (Day/Month/Year):</u> 14 September 1999
		<u>Yes</u> <u>No</u> X

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed
below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United
States application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the
duty to disclose to the United States Patent and Trademark Office all information known to me to be material to
patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56, which became available between the filing
date of the prior application and the national or PCT international filing date of this application:

<u>Prior U.S. Application(s)</u>	<u>(List additional applications on separate page):</u>	<u>Priority Claimed:</u>
<u>App'n. Ser. Number:</u>	<u>Filed (Day/Month/Year):</u>	<u>Status (patented, pending, abandoned):</u>

I hereby appoint WILLIAM S. FROMMER, Registration No. 25,506, and DENNIS M. SMID, Registration No. 34,930
or their duly appointed associate, my attorneys, with full power of substitution and revocation, to prosecute this
application, to make alterations and amendments therein, to file continuation and divisional applications thereof, to
receive the Patent, and to transact all business in the Patent and Trademark Office and in the Courts in connection
therewith, and specify that all communications about the application are to be directed to the following correspondence
address:

WILLIAM S. FROMMER, Esq.
c/o FROMMER LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York 10151

Direct all telephone calls to:
(212) 588-0800
to the attention of:
WILLIAM S. FROMMER

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on
information and belief are believed to be true; and further that these statements were made with the knowledge that
willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of
Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application
or any patent issued thereon.

INVENTOR(S):
Signature: _____ Date: _____
Full name of sole or first inventor: Futoshi KAIBUKI
Residence: Tokyo, Japan
Citizenship: Japan

Signature: _____ Date: _____
Full name of 2nd joint inventor (if any):
Residence:
Citizenship:

Signature: _____ Date: _____
Full name of 3rd joint inventor (if any):
Residence:
Citizenship:

[Similarly list additional inventors on separate page]
Post Office Address(es) of inventor(s):
[If all inventors have the same post office address]

Sony Corporation
7-35 Kitashinagawa 6-chome
Shinagawa-Ku, Tokyo 141, Japan

Note: In order to qualify for reduced fees available to Small Entities, each inventor and any other individual or entity
having rights to the invention must also sign an appropriate separate "Verified Statement (Declaration) Claiming [or
Supporting a Claim by Another for] Small Entity Status" form [e.g. for Independent Inventor, Small Business Concern,
Nonprofit Organization, Individual Non-Inventor].

Note: A post office address must be provided for each inventor.